Home|Journals|Articles by Year

Directory for Medical Articles

Research Article

EEO. 2021; 20(1): 2222-2229

Design and Implementation of Dual Channel Multiplier-Controlled Frequency Synthesizer

Kolli Sharat, Chitra E, Sarada V.


A low power energy efficient Dual channel multiplier is being evaluated here with FPGA hardware implementation to diminish the complexity of multiplier units in most of the DSPs for floating point operations. The novel DCM architecture is designed using the distributed architecture in RTL code, and the evaluation of application unit is design for validating the circuit flexibility. Design of an adaptive synthesizer is being designed using the implemented dual channel multiplier. The distributed functioning of DCM clearly depicts the reduced number of steps and logical elements. The proposed framework implies the XILINX ISE based frequency synthesizer design uses Low power clock gated techniques to reduce the power consumption naturally. XILINX SPARTAN XC3S250E device is used for implementation. The proposed architecture is also compared with Vedic multiplier-based synthesizer architecture in terms of power and area utilization.

Key words: Dual channel multiplier, synthesizer design, distributed arithmetic, low power design etc.

Full-text options

Share this Article

Online Article Submission
• ejmanager.com

Review(er)s Central
About BiblioMed
License Information
Terms & Conditions
Privacy Policy
Contact Us

The articles in Bibliomed are open access articles licensed under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License (https://creativecommons.org/licenses/by-nc-sa/4.0/) which permits unrestricted, non-commercial use, distribution and reproduction in any medium, provided the work is properly cited.