Home|Journals|Articles by Year|Audio Abstracts
 

Research Article

EEO. 2021; 20(1): 2194-2204


A Review On Multiplier Architecture And Optimization

Renuka Devi L, Arumugam N, Saravanaselvan A.




Abstract

t-In arithmetic operation, Multiplier plays an important role in DSP, VLSI, Microprocessor, Microcontroller, IC and SOC. Multiplier logic is observed to be an interior part to perform a numerical task. However, designing a Multiplier for any Integrated circuits or DSP application leads to power dissipation and low speed. To overcome this critical part, Different techniques are implemented to increase multiplier speed, reduce power consumption, delay, area, and computation time. This paper, review on the development of different multiplier architecture, adder, and optimize area in usage level.

Key words: DSP, VLSI, Microprocessor, Microcontroller, IC






Full-text options


Share this Article


Online Article Submission
• ejmanager.com




ejPort - eJManager.com
Refer & Earn
JournalList
About BiblioMed
License Information
Terms & Conditions
Privacy Policy
Contact Us

The articles in Bibliomed are open access articles licensed under Creative Commons Attribution 4.0 International License (CC BY), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.