ADVERTISEMENT

Home| Journals| Articles by Year| Audio Abstracts
 

Research Article

JJEE. 2026; 12(3): 535-544


A 10-bit Synchronous SAR ADC with Dynamic Clock Phase Generation for Ultra-Low Power Mixed-Signal Applications in 45nm CMOS

Yan Chiew Wong.



Abstract
Download PDF Post

The increasing demand for energy-efficient and high-performance analog-to-digital converters (ADCs) in modern wireless communication systems necessitates the development of architectures that balance speed, accuracy, and power consumption. This work addresses the challenge by designing and verifying a synchronous Successive Approximation Register (SAR) ADC optimized for low-power mixed-signal applications using 45nm CMOS technology. The proposed ADC adopts a fully dynamic architecture to eliminate static power dissipation, making it highly suitable for energy-constrained environments. Key architectural components include a precision clock phase generator for accurate timing control, a capacitive Digital-to-Analog Converter (CAPDAC) for power-efficient signal conversion, and a StrongArm dynamic comparator for fast and robust decision-making. The design achieves a resolution of 10 bits with a high Effective Number of Bits (ENOB), demonstrating excellent trade-offs between power efficiency and conversion accuracy. To ensure functional correctness and performance reliability, a modular “divide-and-conquer” verification strategy is implemented. Each subsystem, including the comparator, DAC, and clock generator, is analyzed independently to identify and quantify sources of noise and error. Advanced simulation tools such as Virtuoso ADE and Cadence Spectre APS are employed, complemented by pnoise and transient noise analysis techniques. Low Discrepancy Sampling (LDS)-based Monte Carlo simulations are conducted to evaluate design robustness across process-voltage-temperature (PVT) variations. The final outcome verifies the viability of the proposed design for integration into modern system-on-chip (SoC) platforms. The combination of a dynamic, low-power architecture and structured verification methodology contributes to the advancement of energy-efficient, high-precision SAR ADCs for embedded systems.

Key words: analog-to-digital converters (ADC); Successive Approximation Register (SAR), Low Power Mixed Signal Design







Bibliomed Article Statistics

16
18
R
E
A
D
S

7

8
D
O
W
N
L
O
A
D
S
0910
2026

Full-text options


Share this Article


Online Article Submission
• ejmanager.com




ejPort - eJManager.com
Author Tools
About BiblioMed
License Information
Terms & Conditions
Privacy Policy
Contact Us

The articles in Bibliomed are open access articles licensed under Creative Commons Attribution 4.0 International License (CC BY), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.