Home|Journals|Articles by Year

Directory for Medical Articles

Research Article

JVCS. 2020; 2(2): 18-20

Design of Set Based D Flip-Flop for High-Speed Applications



Increasing demand of portable devices creating larger scope in the field of Low power device design. VLSI designing of the efficient circuits is aiming towards the devices consuming less power and produces less delay with capability to operate in wider range of frequencies. This research paper proposes the modified Single Edge Triggered (SET) D-flip flop design for the low power applications. The earlier proposed design is tested for various substrate bias techniques in sub threshold region to opt for better design.

Key words: SET DFF, low power, high speed

Full-text options

Share this Article

Online Article Submission
• ejmanager.com

Review(er)s Central
About BiblioMed
License Information
Terms & Conditions
Privacy Policy
Contact Us

The articles in Bibliomed are open access articles licensed under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License (https://creativecommons.org/licenses/by-nc-sa/4.0/) which permits unrestricted, non-commercial use, distribution and reproduction in any medium, provided the work is properly cited.